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Abstract
Hardware architectures and machine learning (ML)
libraries evolve rapidly. Traditional compilers often
fail to generate high-performance code across the
spectrum of new hardware offerings. To mitigate,
engineers develop hand-tuned kernels for each ML li-
brary update and hardware upgrade. Unfortunately,
this approach requires excessive engineering effort
to scale or maintain with any degree of state-of-the-
art performance. Here we present a Nested Poly-
hedral Model for representing highly parallelizable
computations with limited dependencies between it-
erations. This model provides an underlying frame-
work for an intermediate representation (IR) called
Stripe, amenable to standard compiler techniques
while naturally modeling key aspects of modern ML
computing. Stripe represents parallelism, efficient
memory layout, and multiple compute units at a
level of abstraction amenable to automatic optimiza-
tion. We describe how Stripe enables a compiler for
ML in the style of LLVM that allows independent
development of algorithms, optimizations, and hard-
ware accelerators. We also discuss the design explo-
ration advantages of Stripe over kernel libraries and
schedule-based or schedule-space-based code gener-
ation.
1 Introduction
The industry is producing an explosion of var-
ied and creative hardware accelerator architectures
[6, 9, 14, 15, 22, 24, 36]. Designs tend to be opti-
mized for specific goals, such as power efficiency or
performance, and often breed even more specialized
architectures for very targeted use cases, such as the
MAERI [17]. To take advantage of these innovative
designs, ML software must be optimized to target
the specialized hardware.
1.1 Kernel Libraries
Algorithmic developments aimed at improving accu-
racy, training or inference performance, regulariza-
tion, and more continue to progress rapidly [27, 35].
Nevertheless, these typically retain the same regu-
larities that make specialized ML architectures fea-
sible, and could in principle be efficiently run on
ML accelerators. However, the traditional kernel li-
brary approach requires a kernel for each hardware-
network architectural feature pair, creating a com-
binatorial explosion of optimization work that is in-
feasible with the rapid growth of both hardware and
algorithm designs.
One way to achieve all these optimizations is to
write an extensively customized kernel to account
for each supported machine learning operation and
each materially different input and output shape on
each supported hardware platform. As new hard-
ware architectures develop, new kernels must be
written for all supported operations. If new op-
erations are devised, they must be added to each
hardware target. This coupling creates a mainte-
nance nightmare; decoupling them via automatic
code generation, where the hardware configuration
is separate from both the optimization passes and
the operations themselves, would be ideal. Unfor-
tunately, general-purpose compilers are not aware
of the regularities of ML workloads (as discussed in
section 2), and so the required optimizations are in-
tractable.
1.2 Compilers
LLVM [18] is a community-driven compiler infras-
tructure that demonstrates features we want in a
compiler for ML workloads. Its suite of optimiza-
tion and transformation passes applied to a consis-
tent IR makes it possible to optimize workloads in
a progressive and modular fashion. Direct trans-
formation of the IR allows for deeper changes than
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those available to a model maintaining some fixed
structure along with a modifiable implementation or
interpretation. Moreover, an excellent community of
experts with varying priorities actively contributes
to the ecosystem. Unfortunately, and despite these
benefits, LLVM is still general purpose and cannot
be directly used to compile high performance ML
code.
Special-purpose optimization and compilation
techniques have also been developed. Loop nest
transformation and compilation algorithms [16, 20],
including the development of the polyhedral model
[1, 34], optimize constrained loop nests via tiling and
data layout transformations. Frameworks for ex-
tracting fine-grained parallelism in traditional work-
loads and applying such polyhedral techniques, in-
cluding Polly [13] and PLuTo [3], have proven bene-
ficial. However, these techniques have not been suf-
ficient to achieve peak performance for many ML
workloads [2].
Various frameworks, including URUK [12], Halide
[26], and Tiramisu [2] separate loop nest seman-
tics from execution order via a scheduling language.
TVM [4] also does this, building on Halide by
creating a tensor expression language and adopt-
ing a “decoupled” scheduling approach that al-
lows for hardware-specific optimizations. The re-
sult is a cleaner separation of expertise between
network architecture and hardware design; see for
example Liu et al. [21] on optimizing for CPUs in
TVM. AutoTVM [5] introduces automatic selection
of a schedule from a schedule search space using
a deep learning approach with transfer learning.
This means hardware-specific optimizations can be
written with a focus on getting the right structure
(whether to try tiling, whether to try different mem-
ory layouts (and which), whether to try tensoriza-
tion, etc.) without needing to manually experiment
with the exact parameters for these optimizations.
These schedule spaces are still coupled to both the
operation and the hardware architecture.
Relay [28] is an IR for tensor expressions used in
the TVM stack. While its functionality has some
overlap with Stripe (transformations enabling ten-
sorization, for example), it is mostly a higher level
IR than Stripe; many of its tasks are represented in
Tile in the PlaidML stack (automatic differentiation
for example) or even at the graph level.
nGraph [8] provides optimization opportunities at
the graph level, where the network-to-device compi-
lation can be managed with a series of “subgraphs”.
Since graphs can be managed at this level in both
a static and dynamic manner, the performance in-
crease can be used to further accelerate training
workloads, or (as is the more common use case for
nGraph) to output inference computations in envi-
ronments where low-latency is important. nGraph
may be used in conjunction with PlaidML (see sec-
tion 3.4) to provide complementary graph optimiza-
tions.
Glow [29] offers graph compilation and does not
generate code for operations like GEMMs or con-
volutions, instead relying on kernel libraries or
accelerator-specific compilers.
Other machine learning domain specific compil-
ers include XLA [30], Diesel [10], DLVM [32], and
TensorComprehensions [31].
1.3 Stripe
We propose a compiler structured along the same
lines as LLVM: it lowers source code to an interme-
diate representation (IR) and selects and parame-
terizes a list of optimization passes from a common
pool; these passes are then iteratively applied to the
IR; and only after all have been applied is the IR
code lowered to hardware-specific instructions. A
key innovation of our proposed compiler is the IR,
called Stripe, which abstracts to a granularity fine
enough to represent the full new functionality avail-
able on ML accelerators and coarse enough to al-
low automatic compilation of high performance ML
code.
Stripe is built to represent tensor operations via
the Nested Polyhedral Model (Section 3.1). This
model nests polyhedra in the sense that, for each
point in a parent polyhedron, a child polyhedron
is defined. This nesting naturally represents tiling,
partitioning, tensorization, and other “blocking” op-
erations. It also allows assignment of nested polyhe-
dra to nested memory units, giving the compiler a
way to match the compute structure to the caching
structure for multilevel hardware topologies.
At the same time, when this hardware-based com-
plexity is not needed, Stripe does not require it to
be specified. Stripe code representing a single tensor
operation can be represented as an unnested poly-
hedron, and a network can be represented as a list of
polyhedra. This allows straightforward lowering to
Stripe from a language that uses a syntax directly
representing mathematical formulas for the tensor
operations (PlaidML’s Tile language, for example).
The representation is then transformed through a
series of optimization passes to divide and rewrite
these basic polyhedra into nested polyhedra appro-
priate for maximizing performance on the hardware
target.
We see several key advantages to Stripe. Fore-
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Kernel Library
foreach HW Architecture
foreach HW Version
foreach Kernel
foreach Input Shape
foreach Output Shape
write_kernel
Schedule Space Searching
foreach Kernel
write_algorithm
foreach HW Architecture
write_schedule_space
foreach HW Version
foreach Input Shape
foreach Output Shape
select_schedule
Stripe
foreach Kernel
write_algorithm
foreach HW Architecture
create_stripe_config
foreach HW Version
set_config_params
Figure 1: A comparison of the manual engineering needed under different code generation approaches. For a sched-
ule search space approach like AutoTVM, autotuning is used to select the schedule; other scheduling approaches
may instead manually write schedules for the various hardware versions and tensor shapes (and thus do not use a
schedule search space in favor of manual schedule “selection”). For Stripe, note that hardware configuration is done
independently of the kernels.
most, Stripe removes the combinatorial explosion
of engineering work from the interaction between
growth in accelerators and growth in operations.
The classic compiler approach of Stripe means that
algorithms can be written on a per-operation ba-
sis and optimizations can be written on a per-
architecture basis; notably, neither must be written
based on both the operation and the hardware ar-
chitecture. Even with a schedule-space autotuning
approach like AutoTVM, schedule spaces must be
written for each combination of operation type and
architecture type. For kernel libraries, manually-
engineered code must also include hardware and op-
eration parameters (see Figure 1).
Stripe’s compiler provides modular and extensi-
ble optimization passes, allowing novel optimiza-
tions without requiring redevelopment of existing
optimizations. Stripe’s optimization passes are
generic and parameterized, enabling reuse across
any hardware target for which the pass is beneficial.
Stripe’s nested polyhedral model naturally repre-
sents memory hierarchies of nested and potentially-
heterogeneous depth, thereby supporting complex
hardware topologies. The compilation model of
Stripe doesn’t require physical hardware or even a
cycle-accurate model, just a selection of optimiza-
tion passes with appropriate parameters; in con-
trast to autotuning approaches this allows software-
hardware codesign early in the development cycle
and at relatively low cost.
2 Requirements of Current
Machine Learning Execution
To successfully produce high-performance code, an
ML compiler must first analyze, accurately, any
defining features in the dataflow and then perform
tractable optimizations to target complex hardware
topologies based on those features. Most ML frame-
works today that proffer state-of-the-art perfor-
mance do not have a compiler that satisfies these
requirements, and thus instead use expansive kernel
libraries.
2.1 Data Use Analysis
Analyzing the performance of a machine learning
workload with any degree of accuracy requires clear
analysis of data usage. Particularly important are
how much data is used (i.e., Is dataflow split into
appropriately sized chunks for the memory units be-
ing used?) and which data is used (i.e., What pro-
duces and depends on this data? How much reuse
is possible if the data is retained at various levels
of the memory hierarchy?). Tracking details such
as these in a general-purpose compiler can be ex-
tremely challenging, and even limited solutions are
important research areas.
Machine learning workloads are typically highly
structured in several ways that provide key clues
for how our analysis should proceed. ML workloads
have few control dependencies (exceptions are gener-
ally minimal and straightforward: reversing the non-
padding portion of a sequence in a recurrent network
may depend on the length of the sequence, for exam-
ple). Thus, we can calculate, rather than estimate,
what data will need to be used or reused. Moreover,
the calculations necessary to track data dependency
and aliasing for machine learning workloads are of-
ten reasonably straightforward and tractable. The
natural representation of data is typically a tensor
with several dimensions of various sizes. The oper-
ations performed generally access input and output
tensors in a highly regular manner; specifically, an
iteration space of indexes can be defined, and all
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tensor accesses can be defined as affine polynomials
in terms of indexes in the iteration space. Addition-
ally, intra-operation dependencies most frequently
take the form of commutative and associative aggre-
gations, such as the sum of a multiply-accumulate
or the max of a maxpool.
2.2 Complex Hardware Topologies
Appropriately distributing ML tasks to accelerators
requires optimizations not typically required in the
CPU or GPU cases, nor are they required at the
same level of generality. A GPU may need explicit
memory movement between internal compute units,
though it is unlikely to need this across multiple
levels of memory hierarchy or multiple memory par-
titions. A CPU might need vectorization to use vec-
tor instructions, but it is unlikely to have compute
units that operate only on tensorized data. Parti-
tioning work amongst multiple heterogeneous hard-
ware units may also be necessary to appropriately
distribute an ML workload.
Supporting even one accelerator will very likely
require memory management at multiple levels and
distribution of work to compute units with varied
capabilities. With a kernel library, utilization of
these features will be written directly into the kernel.
With a compiler, optimizations appropriate to these
features will be automatically generated. An opti-
mization that decides which data should be moved
from larger distant memory to smaller closer mem-
ory (at whatever level of the overall hierarchy these
memory units reside) readily generalizes to multiple
accelerator architectures. Similarly, an optimization
that can distribute work to heterogeneous compute
units of varied complexity will generalize to varied
accelerator architectures.
A hardware runtime will still be necessary, even
with a compiler. However, with the compiler per-
forming general machine learning optimizations tar-
geted to the hardware architecture, the runtime can
be developed in a low-level, hardware-facing man-
ner without requiring optimizations for specific ML
tasks.
2.3 Tractable Optimizations
The patterns of control flow and data use in ma-
chine learning workloads make optimization eas-
ier, not harder. Many optimizations become
tractable, and indeed necessary, to achieve state-of-
the-art performance. In both programmer-managed
and automatically-cached memory scenarios, data
should be loaded in a manner that maximizes reuse
and takes full use of available space without spilling
– this usually involves division into multiple and dis-
tinct levels of memory. Often there are hardware-
specific instructions requiring exact stencil sizes, es-
pecially on accelerators. Where multiple hardware
units are available, the work must be appropriately
balanced, even when the units provide heteroge-
neous functionality. Finally, complex scheduling
problems arise from doing all of this in a context
with deep chains of massive and mostly parallel op-
erations.
Autotiling Large tensors may need to be split
into smaller tiles to optimize cache reuse. Autotiling
must evaluate the performance of potential tilings
and split loops into tiles accordingly. The autotiling
pass drives many Stripe design choices and will be
discussed in further detail in Section 3.3.
Microarchitectural Transposition Advanced
instructions or specialized compute units may re-
quire data in a specific layout. Code that could take
advantage of these instructions or compute units if
its data were transposed must be found, and the
transposition performed.
Microarchitectural Stenciling The microarchi-
tecture may need a specific tile size (stencil), in ad-
dition to the required dimension-order for its data
layout. Code that could use specialized instructions
or compute units if the data matched a specific sten-
cil must be found, and that data must be reshaped
to the stencil.
Banking and Partitioning It may be useful for
multiple compute units to work in parallel on dif-
ferent portions of the same data. For operations
that can be run in parallel in this way, the relevant
tensors must be partitioned into different compute
unit-specific caches or into different banks to enable
this parallel work without conflict.
Fusion To maximize cache reuse, it may be better
to perform multiple operations on only one or a few
tiles of data before proceeding to other data. Code
may include a series of loops that could potentially
share the same outer loop and internally perform
those operations in serial. The relative performance
of such a fusion must be compared to other possible
fusions (or no fusion at all); where a fusion is valu-
able, the code must be rewritten to a fused form.
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Scalarization and Memory Localization
Transient intermediates produced in registers may
not need to be stored into memory and reloaded into
registers. Temporary memory may only be needed
in inner portions of the memory hierarchy. Memory
allocation must be pulled inside loops where legal
and semantically equivalent, and unnecessary stores
and loads must be found and eliminated.
Scheduling Operations reading and writing logi-
cal tensor data must be rewritten to access physi-
cal device memory. This requires assigning physical
memory locations for logical tensor data, scheduling
data movement to and from the physical memories
accessible to compute units, and reordering the op-
erations to take advantage of data locality.
Separating Interior and Boundary Tiles
Some workloads do not evenly divide into tiles,
or they might have special boundary conditions or
other irregularities that do not affect most tiles, but
that must be considered nonetheless. These irregu-
larities are best handled separately from the general
tiles.
3 Stripe Design & Implemen-
tation
The Stripe IR is designed to provide both a level and
type of granularity appropriate to optimizing ma-
chine learning tasks. In Section 3.1 we discuss the
Nested Polyhedral Model, which provides the theo-
retical underpinnings for Stripe. In Section 3.2 we
describe the Stripe IR, discussing how it implements
the Nested Polyhedral Model, and how this imple-
mentation enables important optimizations. In Sec-
tion 3.3 we detail how autotiling is performed when
compiling Stripe, and demonstrate how optimiza-
tion passes function with Stripe.
3.1 Nested Polyhedral Model
3.1.1 The Polyhedral Model
Definition 1. An integer polyhedron P is a set of
all ~x ∈ Qn such that
A~x +~b ≥ ~0, and
A~x +~b ∈ Zm
where A ∈ Qm×n and ~b ∈ Qm.
Note that this definition is not equivalent to the
definition sometimes used of an integer polyhedron
as a set of ~x ∈ Zn satisfying A~x + ~b ≥ ~0 (e.g. in
Bondhugula et al. [3]); instead, it is the intersection
of a lattice with a real convex polyhedron. For con-
venience, we will use the term “polyhedron” to refer
specifically to bounded integer polyhedra that are
subsets of Zn.
The polyhedral model [1, 11, 12, 25, 34] is a model
for performing iterative computations over an index
space defined by a polyhedron, with dependencies
between steps generally also defined. This paper will
not go into detail on this model; an overview can be
found in Girbal et al. [12]. Instead, we will develop
a nested polyhedral model of iterative computation
that most notably differs from the polyhedral model
in its dependency structure.
3.1.2 Parallel Polyhedral Blocks
In the Nested Polyhedral Model, there are no de-
pendencies between iterations, with the possible ex-
ception of reduction dependencies. This is specified
more precisely in Definition 2.
Definition 2. A parallel polyhedral block
(P,SP ,D,AD) consists of a polyhedron P called
the iteration space, a map SP from points in P
to lists of statements, a set of I/O buffers D, and
a map AD from buffers of D to associative and
commutative operations called the aggregation
operations satisfying the following:
1. Statements in SP may only read or write to
buffers in D or to internally-scoped temporaries
that are not shared between iterations. A sin-
gle statement list Sp ∈ SP may have arbitrary
dependencies between its statements and is in-
terpreted as running serially.
2. If the statements si ∈ SP for iteration i ∈ P
write to a buffer element b ∈ B ∈ D, no state-
ments sj ∈ SP for j ∈ P, j 6= i may read from
this buffer element b.
3. When a buffer element b ∈ B ∈ D is written to
by statements in statement lists Si0 , . . . , Sin ∈
SP for multiple index values i0, . . . , in ∈ P, the
value written to b is
aB(vi0 , . . . , vin)
where vi0 , . . . , vin are the values for b computed
by the statement lists Si0 , . . . , Sin and aB ∈ AD
is the aggregation operation associated with B.
When a buffer element b is written to by the
statements in statement list Si for exactly one
iteration i ∈ P, then the value vi computed for
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element b by si is written to b, regardless of the
aggregation operation.
Imposing these dependency restrictions makes it
more straightforward to parallelize execution over
different elements of the iteration space. The only
necessary additions to the statements in SP involve
how to handle aggregation (i.e. adding aggregation
operations and temporary storage for intermediate
results—and even this may be unnecessary if, for
example, the aggregations can be made atomic). At
the same time, the statements within a block are
semantically serial (although they may, of course,
be executed in parallel if the compiler can determine
that doing so is equivalent to serial execution), and
thus within a block (intra-block) statements may
have complex dependencies (except insofar as they
modify the externally-visible buffers in D).
Note that as defined, a parallel polyhedral block
need not demonstrate the regularities common to
machine learning workloads. Such blocks can in-
volve statements with complex control dependencies
(they are restricted in what buffer elements they can
read or write by other iterations); they make no re-
strictions requiring affine data access patterns; they
can have statement lists that are altogether unre-
lated for different iteration indexes. This makes ver-
ifying that the dependency conditions are satisfied
challenging, especially for optimization passes that
automatically rewrite the parallel polyhedral block
to code that must be proven semantically equiva-
lent. Moreover, utilizing specialized hardware can
be challenging. For example, if the statements differ
between every iteration index, utilizing SIMD hard-
ware effectively is essentially impossible. Additional
restrictions Stripe makes to match ML workloads to
hardware and to make execution efficient are dis-
cussed in Section 3.2.
3.1.3 Nested Polyhedral Model
The Nested Polyhedral Model is built from paral-
lel polyhedral blocks by defining one or more state-
ments of a parallel polyhedral block to be the exe-
cution of another parallel polyhedral block.
Ensuring that the dependency conditions of Defi-
nition 2 are satisfied will almost always require the
inner parallel polyhedral block to depend on the it-
eration indexes of the outer block. Stripe accom-
plishes this by offsetting memory accesses in the
inner block based on the iteration indexes of the
outer block (as well as of the inner block). See Fig-
ure 2 for examples of the resulting access patterns;
as illustrated, this readily represents “block” access
patterns (such as those arising from vectorization,
tensorization, tiling, and partitioning).
Figure 2: Two tilings of a tensor iterated over by nested
polyhedral blocks. Points of the same color are iter-
ated over in the same inner block. In the upper tiling,
the inner-block access steps one unit horizontally or ver-
tically as the appropriate index is incremented, while
the outer-block access steps three units horizontally or
two vertically. In the lower tiling, the outer-block access
steps one unit as the appropriate index is incremented
and the inner-block access that steps in units of three or
two. Either is readily expressed in the Nested Polyhedral
Model, and as there are no conflicting accesses, no serial
statements need be used. Thus, both are hierarchically
parallelizable.
This nesting of parallel polyhedral blocks can be
extended to as many levels as appropriate for the
problem, creating a hierarchy of parallelizable code.
Figure 3 illustrates what regions of a tensor might
be accessed in a multilevel nest of parallel poly-
hedral blocks constructed from partitioning, tiling,
and tensorization passes to target a hardware archi-
tecture.
3.2 Structure of Stripe
Stripe represents parallel polyhedral blocks with the
block structure. A Stripe block captures the poly-
hedral iteration space by specifying a list of index
names, a range for each index, and a list of affine
constraints on the indexes. There is a single state-
ment list that does not vary between iteration in-
dexes. The statements do access different buffer el-
ements in different iterations, and statements that
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Figure 3: The memory regions accessed by statements
in the parallel polyhedral blocks at various levels in a
Nested Polyhedral Model. Each column shows the mem-
ory accesses from a different nesting depth. The columns
are labeled with hardware features that might be tar-
geted by blocks at that level of nesting.
are themselves blocks may have their inner itera-
tion space modified based on the outer iteration.
With the restriction to a single statement list, as-
signing work to SIMD hardware becomes efficient.
The I/O buffers of a Stripe block are explicitly de-
clared, along with an aggregation operation for each
buffer. Stripe includes an assign aggregation op-
eration that indicates it is illegal for values in the
buffer to be written to by multiple iterations.
Buffer accesses in Stripe are affine functions of
the iteration indexes, potentially including indexes
of all parent blocks. This makes aliasing analysis
much easier, which is critical for verifying that all
properties of a parallel polyhedral block remain sat-
isfied after an automatic rewrite. Analysis is also
simplified by requiring any parent index used to be
explicitly passed to the child block.
Stripe statements can be another block, an intrin-
sic, or a special function. An intrinsic works with
scalar values: it can read or write a scalar from a
buffer (using a buffer access that is an affine polyno-
mial of index values as described above), or perform
simple operations on scalars, such as addition or a
trig function. Special functions perform complex op-
erations on tensors that are inappropriate to repre-
sent as blocks of operations on scalars, e.g. scatter
or gather.
Operations expressed as scalars in Stripe are not
always performed by manipulating scalars at the
hardware level (e.g. due to vectorization). For sit-
uations where blocks of scalar statements have ap-
propriate semantics that translate in whole to hard-
ware instructions, Stripe includes tags which sig-
nal to optimizations passes and the lowerer that a
chunk of code is intended to be lowered in certain
way. Tags are more general than just this use case:
any element of Stripe code may be given an arbi-
trary set of strings which are its tags. These tags
have no semantic meaning (in the sense that they do
not change the expected program output), but in-
stead provide additional information to Stripe opti-
mization passes and the hardware abstraction layer.
Other use cases for tags include storing results from
analysis passes to avoid repeating the analysis in
later passes where such recomputation may be ex-
pensive or challenging.
To clarify the memory access of a block, all buffers
used in a block must be explicitly declared, and the
scope of a buffer is limited to the block it is declared
in. In particular, buffers are not in scope within
child blocks unless explicitly passed to the child.
Stripe uses refinements to declare passing a buffer
to a child block. The refinement declares whether
the child buffer is to be used for input, output, or
both, and indicates what subregion of the parent
block is represented—child buffers do not have to
bring the entire parent buffer into scope in the child
block. Typically they don’t, which enables verifi-
cation of parallelizability of the nested polyhedral
structure. A refinement also describes the memory
layout of the child buffer, indicating the size and
stride (i.e. memory layout) of each dimension. Pass-
ing only these restricted views to inner blocks natu-
rally represents memory and compute structures for
optimizations like tiling and vectorization.
Refinements may also include the hardware loca-
tion of the buffer: the name of the memory unit (e.g.
“SRAM”), a bank number (if applicable) which may
be determined from the iteration indexes if appropri-
ate, and a memory address. Buffer locations are not
required, and hardware-specific optimization passes
will need to be run before it is possible to set buffer
locations sensibly. Specifying buffer locations al-
lows for more precise analysis of available resources
and is a crucial step for devices with programmer-
controlled memory.
Blocks may contain multiple statements, and
these statements must be executed as if in serial.
However, when the compiler can verify that paral-
lel execution would not change the semantics, this
parallel execution is allowed. A scheduling pass is
used on multi-statement blocks to construct a di-
rected acyclic graph of dependencies between the
statements. Where applicable, information about
the memory access patterns of statements (e.g. from
child block refinements) is used to determine if state-
ments are independent. This can be especially im-
portant for partitioning of work into heterogeneous
units, where distinct block structures are needed for
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the different units.
Stripe allows arbitrary integer polyhedra to be
used as the iteration spaces of blocks. However,
its syntax encourages the use of rectilinear con-
straints by requiring a range to be specified for
each index and optionally allowing additional non-
rectilinear constraints. This structure models the
almost-rectilinear nature of common operations like
convolutions with boundary conditions. Maintain-
ing as much rectilinearity of constraints as possible
in the IR is valuable, as hardware targets often per-
form better on rectilinear iteration spaces but need
to handle tasks that are not perfectly rectilinear.
One minor divergence of the implementation of
Stripe from theoretical parallel polyhedral blocks as
specified in Definition 2 is that aggregation oper-
ations may be only approximately associative and
commutative (floating point addition is a common
aggregation operation that only approximately has
these properties, for example). In such situations,
executing a Stripe program is ill-defined and nonde-
terministic; however, this nondeterminism typically
leads to negligible errors in practice for the same
reasons floating point errors are typically negligible.
In situations where this nondeterminism cannot be
safely ignored, fixed point or integer types may be
used instead.
3.3 Autotiling
To illustrate how Stripe IR automates effective op-
timizations, let’s consider one of the key optimiza-
tion passes: autotiling. Machine learning operations
are routinely too large and must be split into pieces
(“tiles”) that fit into local resources. The autotiling
optimization pass determines the shape of these tiles
that brings the overall operation’s performance clos-
est to the roofline [33] implied by the available com-
pute and I/O bandwidth. Depending on the hard-
ware target, several costs may need to be considered,
including the amount of memory reuse, whether the
tile shape evenly divides all dimensions of all tensors
(and how large any overflow is), whether any reduc-
tions have been split to multiple tiles and the rel-
ative cost of computing those reductions later, and
the interaction of the cache width with the layout of
each tensor as restricted by the tile shape.
In architectures with automatic caching, this
tiling optimization improves cache performance by
selecting tile sizes where full tiles can fit into cache
simultaneously, maximizing cache hits. In architec-
tures requiring explicit memory transfers, tiling de-
termines what data will be transferred, with the tile
size ensuring that all data fits in the inner mem-
ory and that the inner memory is efficiently filled to
maximize reuse. In architectures with queue-based
multiprocessing, tiling breaks operations into work-
groups effectively.
The autotiling optimization for Stripe explores a
space of tile sizes using a cost function that models
the potential performance impacts described above
(an example of this is illustrated in Figure 4). Sev-
eral constraints can exclude tile sizes from the space
to be explored: for instance, the total memory used
may not exceed the total available memory; also,
if the operation is already applied to dimensioned
blocks (from an earlier vectorization or tensoriza-
tion pass, for example), then the tile size must be an
even multiple of this size. Search-space heuristics,
such as only considering power-of-2 dimensions to
optionally improve compile performance, may also
constrain the tile sizes considered.
The design of the Stripe IR makes it straightfor-
ward to rewrite blocks to introduce an intermediate
block of the selected tile size (example code pro-
duced by such rewriting is provided in Figure 5).
In the basic case, simply splitting the index ranges
such that the inner iteration space shape matches
the selected tile size, and the outer iteration space
shape is the quotient of the original index ranges,
and passing the tensors into the inner block with
appropriate offsets will create an effective rewrite.
The common complexities of tiling that arise in ML
workloads are also readily represented:
• When different coordinates in an output ten-
sor need to read from the same coordinates on
an input tensor along large dimensions (e.g. for
a non-pointwise convolution), the required it-
eration space will be polyhedral and not per-
fectly rectilinear. Constraints representing the
boundary / “halo” conditions define such an it-
eration space.
• For regions that are already not perfectly rec-
tilinear, the existing constraints can be pulled
into the inner block to maintain the same poly-
hedral structure.
• When the optimal tile size does not evenly di-
vide a dimension, round up the computed quo-
tient for the outer block (causing an overflow).
Then remove the overflow by adding a con-
straint based on both the outer and inner in-
dex value to not perform any calculations in
the out-of-bounds overflow region that this in-
troduced.
Stripe’s nested block structure readily allows for
multiple tiled layers. This is useful not only for cases
8
(a) Cost: 4.666 (b) Cost: 4.5
(c) Excluded from search space for requiring too
many elements in memory for a single tile.
(d) Cost: 5.625.
Figure 4: Four different tilings along with associated costs. This example shows the input and output tensors of a
3× 3 convolution (the weights tensor is not shown and all examples treat it as untiled). We use a hypothetical cost
model of number of cache lines accessed, divided by the number of multiply-accumulate operations performed. Tiles
on the inputs are shown including overflows; accesses to these elements are removed by constraints in execution but
still increase the cost. Only the spatial dimensions are shown, but for the cost model we assume non-batched data
with 8 input channels, 16 output channels, and a cache line size of 8 elements. We cap the total memory available
for both the input and output tensor tiles at 512 elements.
block [ ] : 1 (
in I [ 0 , 0 , 0 ] i 8 (12 , 16 , 8 ) : ( 1 28 , 8 , 1)
in F[ 0 , 0 , 0 , 0 ] i 8 (3 , 3 , 16 , 8 ) : ( 3 84 , 128 , 8 , 1)
out O[0 , 0 , 0 ] : a s s i gn i 8 (12 , 16 , 16 ) : ( 256 , 16 , 1)
) {
0 :
block [ x : 12 , y : 16 , i : 3 , j : 3 , c : 8 , k : 1 6 ] (
−1 + x + i >= 0
12 − x − i >= 0
−1 + y + j >= 0
12 − y − j >= 0
in I [ x+i −1, y+j−1, c ] i 8 (1 , 1 , 1 ) : ( 1 28 , 8 , 1)
in F [ i , j , k , c ] i 8 (1 , 1 , 1 , 1 ) : ( 3 84 , 128 , 8 , 1)
out O[ x , y , k ] : add i8 (1 , 1 , 1 ) : ( 2 56 , 16 , 1)
) {
0 : $I = load ( I )
1 : $F = load (F)
2 : $O = mul ( $I , $F)
3 : O = s to r e ($O)
}
}
(a) Before tiling
block [ ] : 1 (
in I [ 0 , 0 , 0 ] i 8 (12 , 16 , 8 ) : ( 1 28 , 8 , 1)
in F[ 0 , 0 , 0 , 0 ] i 8 (3 , 3 , 16 , 8 ) : ( 3 84 , 128 , 8 , 1)
out O[0 , 0 , 0 ] : a s s i gn i 8 (12 , 16 , 16 ) : ( 256 , 16 , 1)
) {
0 :
block [ x : 4 , y : 4 , i : 1 , j : 1 , c : 1 , k : 1 ] (
in I [3∗x − 1 , 4∗y − 1 , 0 ] i 8 (5 , 6 , 8 ) : ( 1 28 , 8 , 1)
in F[ 0 , 0 , 0 , 0 ] i 8 (3 , 3 , 16 , 8 ) : ( 3 84 , 128 , 8 , 1)
out O[3∗x , 4∗y , 0 ] : add i8 (3 , 4 , 16 ) : ( 256 , 16 , 1)
) {
0 :
block [ x : 3 , y : 4 , i : 3 , j : 3 , c : 8 , k : 16 , xo=3∗x , yo=4∗y ] (
−1 + xo + x + i >= 0
12 − xo − x − i >= 0
−1 + yo + y + j >= 0
16 − yo − y − j >= 0
in I [ x + i , y + j , c ] i 8 (1 , 1 , 1 ) : ( 1 28 , 8 , 1)
in F [ i , j , k , c ] i 8 (1 , 1 , 1 , 1 ) : ( 3 84 , 128 , 8 , 1)
out O[ x , y , k ] : add i8 (1 , 1 , 1 ) : ( 2 56 , 16 , 1)
)
{
$I = load ( I )
$F = load (F)
$O = mul ( $I , $F)
O = s to r e ($O)
}
}
}
(b) After tiling
Figure 5: Example Stripe code before and after the tiling pass shown in Figure 4b. Note how the iteration space is
specified by giving a range for each variable and also specifying any additional non-rectilinear constraints. In Figure
5b, notice how the overlap between tiles manifests as the size of I on the middle (tiled) block being larger than the
strides of the corresponding spatial indexes. On the innermost block of Figure 5b the values of the x and y indexes
on the parent block are explicitly passed in so they may be used in the constraints on the child block.
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like tensorization, as alluded to above, but also for
more general use cases like hardware topologies with
multiple layers of memory, or when generally parti-
tioning work amongst multiple units.
3.4 Stripe in PlaidML
Stripe is the core IR in a larger PlaidML tensor com-
piler as shown in Figure 6. PlaidML first lowers net-
works from a source like nGraph [8], Keras [7], or
ONNX [23] into Tile, which is PlaidML’s high-level
IR representing ML operations in a form reminis-
cent of Einstein notation. Gradients are computed
in Tile if desired, and this Tile code is lowered to
Stripe in a general, hardware-agnostic form. Stripe
code is then compiled via a series of optimization
passes targeting the desired hardware, and the resul-
tant code is lowered to a hardware abstraction layer,
accelerator runtime, or other hardware-appropriate
code.
Figure 6: The PlaidML internal stack
4 Future Work
The most crucial future work will be to verify the
performance of a variety networks compiled through
Stripe on a variety of hardware targets. We are ea-
ger to share our approach with the broader commu-
nity, and we believe that performance for various
GPU targets with our pre-Stripe, fixed compilation
pass technology demonstrates that Stripe is well-
positioned to automatically generate high perfor-
mance ML kernels. Nonetheless, producing bench-
marks for full, modern networks on state-of-the-art
hardware is critical. We are actively working on such
benchmarks and will be publishing them.
We will also continue to release Stripe on the open
source PlaidML GitHub repository. Most notably,
while we have released preliminary versions of Stripe
already, we do not yet have a release that uses Stripe
as part of the main PlaidML compilation pipeline.
Producing such a release will be key to making the
Stripe IR useful to the open source community.
MLIR [19] is an upcoming compiler infrastruc-
ture providing an IR with multiple “dialects”. This
allows IRs of various forms to all be embedded
as dialects within a broader MLIR infrastructure,
improving inter-operability and optimization pass
reuse. From our current understanding of MLIR
we believe that both Stripe and MLIR would bene-
fit from adding Stripe as an MLIR dialect. In par-
ticular, we expect this would provide better inte-
gration of Stripe with other stages of the machine
learning code generation and execution pipeline, and
would enable greater sharing of optimization passes
between Stripe and other compilers.
We hope the extensible nature of Stripe’s opti-
mization passes will enable new optimization tech-
niques expressed in the Nested Polyhedral Model to
be added to Stripe.
5 Conclusions
In this paper, we introduced a domain-specific IR
called Stripe that uses the Nested Polyhedral Model
to enable automatic generation of machine learn-
ing kernels for a variety of hardware targets. We
presented the mathematical underpinnings of the
Nested Polyhedral Model, and discussed how it re-
stricts legal schedules that model the extreme paral-
lelism available in machine learning, and how it uses
a nesting structure analogous to patterns common
in loop nest optimizations and accelerator topolo-
gies. We described how a compiler based on Stripe
enables powerful, extensible, and configurable op-
timizations to be developed independently of the
machine learning operations and algorithms being
optimized.
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